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ABSTRACT

DESIGN OF A HIGH SPEED MIXED SIGNAL CMOS MULTIPLYING CIRCUIT

David Ray Bartholomew
Department of Electrical and Computer Engineering
Master of Science

This thesis presents the design of a mixed-signal CMOS multiplier implemented
with short-channel PMOS transistors. The multiplier presented here forms the product of
a differential input voltage and a five-bit digital code. A TSMC 0.18 µm MOSFET
model is used to simulate the circuit in Cadence Design Systems. The research presented
in this thesis reveals a configuration that allows the multiplier to run at a speed of 8.2
GHz with end-point nonlinearity less than 5%. The high speed and low nonlinearity
make this circuit ideal for applications such as filtering and digital to analog conversion.
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CHAPTER 1

INTRODUCTION
Multiplier circuits are used in several areas of electrical engineering such as
neural networks, mixing, and filtering. An important subclass of filter circuits is that of
linear equalizers. In high-frequency chip-to-chip digital communications, the digital
signals degrade rapidly due to transmission line effects in the conductors that link the two
chips. Linear equalization is often used to restore the transmitted data to a level that
leads to accurate reception [1].
This type of equalization circuit requires the formation of the sum of products of
voltages and weighting codes. Assuming Si is a sample of the input voltage at time i ,

W j is the j th weighting code, and K is an arbitrary constant formed in the circuitry, the
products formed in the equalizer are of the form:

I out = K × S i × W j .

(1)

The multiplier discussed in this thesis forms the product in (1) where the weighting code,

W j , is an n-bit binary code. This thesis analyzes and suggests improvements in the
design of this multiplier configuration through general analysis and simulation. In this
multiplier, device characteristics and size are important in determining speed and
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accuracy.

For short channel devices the equations to predict operation are often

simplified, inaccurate approximations or complicated models with hundreds of variables.
Therefore, this thesis discusses equations for active region current approximations, but
relies heavily on simulation of this circuit with TSMC 0.18 µm technology using
Cadence Design Systems for accurate prediction of circuit behavior.
This thesis covers several aspects of the multiplier.

Chapter 2 begins with

equations and descriptions of the short-channel MOSFET. The basic configuration and
circuit background are then presented and analyzed. In Chapters 3 and 4 the multiplier
design, solutions for circuit implementation, and improvements made to the circuit design
are discussed. Chapter 3 presents the actual multiplier configuration and operation, while
Chapter 4 covers circuit simulation.

The multiplier is studied in depth, including

problems, solutions, and improvements resulting from simulation and research.

In

Chapter 5 various applications of the multiplier are briefly explored. The conclusion and
suggestions for further research are found in Chapter 6.

1.1

CONTRIBUTIONS
The following contributions are a result of the work described in this thesis:
•

Detailed analysis of the binary weighting multiplier using short channel CMOS
device models.

•

Derivation of equations to describe binary weighting multiplier operation.

•

Development of an optimization technique for multiplier device size allowing
higher speed and accuracy.

2

•

Simulations characterizing the operation of the binary weighting multiplier using
a 0.18 µm TSMC device model simulated in Cadence Design Systems.

•

A new multiplier configuration showing improved speed with very little increase
in nonlinearity.

3

4

CHAPTER 2

BACKGROUND THEORY
Figure 1 shows a block diagram of the multiplication circuit divided into its two
major functions. The analog input voltage is first converted to a proportional current
using a linear V-I converter.

This current is then weighted according to a digital

weighting code to form an output current that is proportional to the product of the input
signal and the weighting code. For noise and nonlinearity minimization, this circuit uses
differential inputs and a double-ended output.

Figure 1: Block diagram of two major circuit components.
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2.1

LINEAR V-I CONVERSION
The circuit built to accomplish the linear voltage to current conversion includes

two common-source p-channel devices. In 0.18 µm devices, the relationship between
output current and input voltage closely approximates a linear variation in the active
region of conduction.

Thus, the short-channel device itself becomes a linear V-I

converter.
There are many short-channel effects that cause a linear V-I characteristic in
short-channel MOS devices.

In short-channel devices, the electric field across the

channel can become sufficiently high that the velocity of the carriers approaches a
constant value rather than increasing indefinitely with the electric field intensity. This
constant is referred to as the scattering-limited velocity, and the electric field at which it
occurs is called the critical electric field. The effects of velocity saturation on the drain
current of a device in the active region have been derived in [2] as:

µC oxW

Id =

2 L(1 +

V gs − Vt

εcL

(V gs − Vt ) 2 .

(2)

)

In (2), µ is the carrier mobility, Cox is the oxide capacitance, W is transistor channel
width, L is the transistor channel length, Vt is the threshold voltage, Vgs is the gate to
source voltage, and ε c is the critical field. The critical field has a value of 6.98 × 103

V/cm for electrons and 1.80 × 104 V/cm for holes [3]. For longer channel devices, L ≥ 2
µm, the product ε c L can be approximated as infinity and this equation leads to the

common square-law expression of:
6

I d = µC ox

W
(V gs − Vt ) 2 .
2L

(3)

In the case of short-channel devices, the product ε c L becomes much smaller and, in the
limit, the equation for drain current becomes:

I d = µC oxWε c (V gs − Vt ) .

(4)

A discussion of this approximation for the active region drain current is also found in [4].
Equation (4) does not describe all short-channel effects, but can be used as an
approximation for conversion of the input voltage to current. Equation (4) , for instance,
does not reflect the effects of channel modulation that lead to finite output impedance for
the converter devices. In short-channel devices the Early voltage, used to represent this
channel modulation, changes with input voltage and follows complicated models [5].
Some of the nonlinearity in the multiplier results from this finite output impedance, but
can be minimized by attempting to keep the drain voltages of the input converter devices
constant. The nonlinearity of the circuit due to finite output impedance is the limiting
effect for the nonlinearity and is discussed later in this section.
The initial voltage to current conversion behavior is verified in Cadence with a
single 0.18 µm gate length PMOS transistor with a width of 2 µm as shown in Figure 2.
In Figure 3, I d of this 0.18 µm PMOS is plotted versus V gs with Vds = -1.6 V and V gs
swinging from -1.6 V to -0.8 V.
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Figure 2: Schematic for single PMOS simulation.

Figure 3: Output characteristics for 0.18 µm PMOS.

The active region current shown in Figure 3 is approximately linear. From Figure 3 it
can be seen that although there are variations between (3) and (4) with an exponent
varying between 2 and 1 [6], the 0.18 µm device current exhibits an exponent near unity
8

in the active region making (4) a good approximation for the drain current in the active
region of conduction.

Figure 4 shows the Cadence circuit used to simulate the

differential configuration for the input V-I converters. It consists of two common source
16 µm wide PMOS devices with a 1.6 V power supply voltage applied to the source and
bulk and two input voltages that linearly vary from 0.8 V to 0.2 V and from 0.2 V to 0.8
V on the gates of devices 1 and 2 respectively. The simulation used to test the input V-I
converters is a slow transient. Each input voltage takes 12 µs to swing from its initial to
its final value, and the output drain current is monitored for 12 µs as the inputs change.
The slow transient approximates a DC solution for the input converters, since the speed
of the circuit is in the GHz range.

Figure 4: Input linear V-I converters.

Figure 5 is a plot of the output currents I1 and I 2 from each of the transistors of Figure 4
measured at the drain terminals.
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Figure 5: Output drain current from V-I converters.

The nonlinearity of each of the currents in Figure 5 is around 5% using end-point
nonlinearity measurements. In these nonlinearity measurements a straight tangent line is
drawn between the end-points of the signal. The tangent line and actual signal are then
compared to obtain a maximum y-value deviation between the two lines. Finally, this
deviation from the ideal line is divided by the total difference between the maximum and
minimum y values of the signal, or the total y-value height of the signal. The total endpoint nonlinearity measurement for the final output of the multiplier needs to be below
5% for the circuit to have a reasonable accuracy. Although an end-point nonlinearity of
5% for the input converter transistor outputs is too high for the multiplier, the differential
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configuration of the devices cancels most of the nonlinearity.

Figure 6 shows the

difference of the two output currents of Figure 5 (I2-I1).

Figure 6: Differential current I2-I1 from currents in Figure 5.

The differential current of Figure 6 has an end-point nonlinearity of 0.59%.

A

measurement of 0.59% for the input shows that the differential input configuration is
effective at canceling nonlinearity. Thus, these input V-I converters work well with
constant drain voltages. In the actual multiplication circuits the drain voltage does not
remain constant.
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Figure 7: Source voltages for the final circuit.

Figure 7 shows the drain voltages at the input devices in the actual final circuit.
The voltages are not exactly linear because of the nonlinear current conversion and the
changing impedance of the input devices, but the drain voltages can be approximated as a
linearly varying voltage on the drain of each input device. With this varying voltage on
the drains of the input converter devices, they are driven are driven out of the active
region, causing nonlinearity in the transition from the active to the triode region. This
voltage swing also causes nonlinearity due to the finite output impedance of the input
devices.
In order to account for the drain voltage present on the input converter devices, a
simulation was carried out with a circuit similar to that of Figure 4, but with linearly
varying voltage sources connected to the drain terminals of each input device. The
circuit for this simulation is shown in Figure 8.
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Figure 8: Input converter devices with drain voltages added.

The voltage on the drain of device M1 varies from 1 V to 1.3 V and the voltage on the
drain of device M2 varies from 1.3 V to 1 V in 12 µs to approximate the voltages of
Figure 7. Simulation of the input converters with the drain voltages added results in the
differential current of Figure 9 .

Figure 9: Converter output current with nonlinearity.
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The current in Figure 9 has an end-point nonlinearity of 4.7%, which approaches the limit
set for this circuit. As will be discussed in Chapter 4, the input device nonlinearity is the
major cause of nonlinearity in the overall circuit.

Because of the differential

configuration of the weighting devices, some of this nonlinearity will cancel out in these
devices resulting in a final nonlinearity below 4% for the final circuit output impedance
as will be shown in Chapter 4. Therefore, these input voltage to current conversion
devices are still linear enough to function for this circuit. Further discussion of the
nonlinearity caused by finite output impedance and device operating region is found in
Chapter 4.

2.2

FOUR-QUADRANT MULTIPLICATION

Figure 10 is a schematic of a basic four-quadrant transconductance multiplier. A
similar configuration is used in the final circuit in this thesis. This configuration has
many similarities to the configuration of the transconductance amplifier found in [7].
The two input devices function as input voltage to current converters, and the four lower
devices are the differential weighting devices used for the multiplication of the current.
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Figure 10: MOSFET four-quadrant multiplier.

The configuration of the mixed-signal multiplier of this thesis is based on the four
quadrant multiplier of Figure 10, thus an understanding of its operation is important. The
linear input converters Min1 and Min2 convert the applied differential voltage to a linear
differential output current, I diff = I d 1 − I d 2 . I d 1 and I d 2 are each applied to the source
terminals of two differential weighting pairs consisting of devices M1, M2 M3, and M4.
The differential weighting pairs are connected in the configuration of a Gilbert
multiplication cell [8]. In a conventional Gilbert multiplier circuit, the voltage V1 is used
to control the gain of the differential stages and thereby may serve as a multiplicand. In
the mixed-signal multiplier reported here, this voltage is set to a constant value and is
unimportant to the operation of the multiplier except as a scale factor.
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A derivation of the basic operation of the four-quadrant multiplier of Figure 10 is
given below. One assumption made in this derivation is that the active region Id is found
by the general expression suggested in [6] with a variable exponent between 2 and 1.
The exact value of this exponent will then be discussed later in the derivation. This
expression for Id is:

I d = K (Veff )α .

(5)

By taking the derivative of (5) with respect to Vgs, we find an expression for the
transconductance, gm. This expression is:

gm = αK (Veff ) (α −1) .

(6)

In (5) and (6), K = µC oxWε c , Veff = (Vgs − Vt ) , and α is the general exponent found by
fitting the curve of the drain current. For the TSMC 0.18 µm MOS device model the
exponent α can be approximated at about 1.2 for the p-channel devices with W = 16 µm.
The exponent being greater than 1 explains part of the nonlinearity in the input voltage to
current conversion. An interesting discovery in this research is that the operation of the
four-quadrant multiplier depends on the active region current exponent being greater than
one because of the approximations for gm. If the short channel devices truly had an
exponent of one and could be represented as in (4), the equation for gm would no longer
show any dependence on Vgs and gm would become a constant. The constant gm would
render the transconductance multiplier of Figure 10 useless as the output would no longer
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be dependent on the input as can be seen in the derivations below. Thus (4) is useful as
an approximation for the voltage to current conversion, but does not adequately represent
all aspects of MOSFET operation necessary for the description of multiplier operation.
With the assumptions mentioned above, an expression for the four-quadrant
multiplication can be derived. The output currents I out = I + − I − are found to be:

I + = I1 + I 3 ,

(7)

and

I − = I2 + I4 .

(8)

I+ =

I in+ I in− V1 gm1 V1 gm3
+ +
−
,
2
2
2
2

(9)

I− =

I in+ I in− V1 gm2 V1 gm4
+
−
+
.
2
2
2
2

The expansions of these equations are:

and
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(10)

I in+
I in−
and
are the drain currents coming from the input devices that are divided
Where
2
2
and sent down each leg of the lower weighting devices, and

V1 gm
in each of the
2

equations represents the contribution to the output from the differential voltage. The gm
of the lower differential weighting devices is determined by two different contributions.
One contribution is that of the input device drain current coming through each lower
device. This is shown as gmn ,in for the nth weighting device. The other contribution to
the weighting device gm,

KV1
, is from half of the differential voltage applied to these
2

devices dropping across each weighting transistor. The equations representing the two
contributions to the weighting device gm are shown below:

gm1 = K (Veff +

V1
KV1
) = gm1,in +
,
2
2

(11)

gm2 = K (Veff −

V1
KV1
,
) = gm2,in +
2
2

(12)

V1
KV1
) = gm3,in +
,
2
2

(13)

V1
KV1
.
) = gm4,in +
2
2

(14)

gm3 = K (Veff −

gm4 = K (Veff +
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In (11), (12), (13), and (14) K is the drain current constant, Veff represents the
contribution to the voltage from gate to source of the lower weighting devices caused by
the current coming from the input devices minus the threshold voltage, and V1 is the
differential voltage. The distinctions between the two contributions allow us to represent
the output more accurately. Equations (9)-(14) are combined to form:

I out =

V1
KV1
KV1 V1
KV1
KV1
( gm1,in +
+ gm 2,in −
) − ( gm3,in −
+ gm 4,in +
) . (15)
2
2
2
2
2
2

The contributions in gm due to the differential voltage cancel out, and the result is:

I out = V1 ( gm1,in − gm3,in ) .

(16)

The last step in arriving at (16) from (15) comes from the assumptions that
gm1,in = gm2,in and gm3,in = gm4,in . For a general solution, an assumption was also made
that the exponent for the drain current is α = 2. This will be the long-channel general
case.

Another assumption is that the input transconductance is related to the

transconductance of the differential weighting devices by the following expression:
gmin = 2 gmn ,in . This assumption relates to the input current dividing almost evenly
through the lower devices. With these assumptions, it follows that:

I out =

V1
2 2

( gmin+ − gmin− ) =

K
2

V1 (V gs+ − V gs− ) =

19

K
2

V1 (Vin+ − Vin− ) .

(17)

In (17) V1 is the differential voltage applied to the weighting devices and K represents the
W
. Therefore the multiplier built with long
2L

MOSFET drain current constant, K = µC ox

channel devices has the following relationship between input voltage and output current:

I out =

K
2

V1 (Vin+ − Vin− ) .

(18)

Equation (18) shows a perfectly linear relationship between current and voltage. The
short-channel 0.18 µm devices with an exponent of α = 1.2 result in the following
multiplication relationships:

gminput = (2)

−(

0.2
)
1.2

gm weighting ,

(19)

and

gmweighting ≅ 1.2 K (V gs − Vt ) 0.2 .

(20)

A more realistic equation for output current can be derived using (19) and (20). An
assumption about (20) needs to be made for this derivation. The assumption is that the
contribution from the differential voltage to gm is ignored and the transconductance of
the weighting devices is assumed to be determined solely by the current from the input
devices dividing evenly through the weighting devices. Equation (19) can then be used
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to relate the input device gm to the weighting device gm. Equation (18) now translates
to:

I out = (0.673) KV1 ((Vin+ − Vdd − Vt ) ( 0.2 ) − (Vin− − Vdd − Vt ) ( 0.2 ) ) .

(21)

Equation (21) shows that the output current resulting from the use of short-channel
devices results in less linearity compared to the long-channel general case. In simulations
comparing a 2 µm gate length to a 0.18 µm gate length with everything else remaining
the same, the 2 µm gate length results in 1% less endpoint nonlinearity. The increase in
nonlinearity with the decrease in gate length is obvious from the exponents in (21).
This equation is useful in seeing the relationships between output current and
input voltage, but might not be as accurate as a dc solution because of the large variations
in transconductance. A dc solution is very difficult to derive and may involve more
accurate representations of the current equations for a MOSFET. Attempts to solve for a
dc solution show that there is a direct relationship between the source voltages across the
lower differential weighting devices and the output current [9], but the full dc relationship
between input voltage and output current of the circuit of Figure 10 is much more
difficult to derive. The conclusion drawn in this research is that the relationships of the
output current to input voltage as derived in (18) and (21) are useful in getting a general
idea of circuit operation, but anything accurate must be derived from computer
simulation.
As will be seen in the simulations of Chapter 4, the 1% nonlinearity added by the
short-channel multiplication equation does not affect the output of the large signal
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version multiplier as much as the nonlinear V-I conversion. Therefore output current is
linear enough that it is useful for many applications. Because of the complicated nature
of the short-channel devices, actual simulations will be more helpful in fully exploring
the nonlinearity of the circuit then equations. One important idea that can be drawn from
the work presented in this chapter is that the transconductance multiplier configuration
may become less and less useful as MOSFET miniaturization moves the active region
current exponent closer to one. This is listed as a topic for further research, to find out if
the dependence of short-channel gm on Vgs actually becomes less with MOSFET
miniaturization.
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CHAPTER 3

THE CODE SELECT BINARY WEIGHTING CIRCUIT

The mixed-signal multiplier discussed in this thesis, referred to as the Code Select
Binary Weighting Circuit, is a combination of the four-quadrant multiplier configuration
discussed in Chapter 2 and general MOSFET properties. An understanding of the fourquadrant multiplier is useful, as the general multiplication terms remain the same for the
new multiplier configuration, but there are key differences in the two configurations. The
multiplier configuration discussed in Chapter 2 is modified from a small-signal fourquadrant multiplier to a large-signal two-quadrant multiplier. The input voltage signal
was changed for the mixed-signal multiplier to vary over the full possible input range,
where the input voltage of the multiplier of Chapter 2 was assumed to be a small signal
quantity. The differential voltage, V1, is no longer used as an input voltage, but is simply
used as a scale factor. With these changes the input voltage can be positive or negative,
but both the differential voltage and the binary number multiplicand are kept positive.
This makes the final configuration a large-signal two-quadrant multiplier.
This new large-signal multiplier configuration was originally discovered at Intel
[10], and the results of the research leading up to this thesis are summarized in [11]. This
chapter first presents the circuit in general. Once the multiplier configuration has been
presented, improvements and changes made as a result of research are discussed.
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3.1

GENERAL MULTIPLIER CONFIGURATION

Figure 11: Multiplier with the n-bit code added.

The Code Select Binary Weighting Circuit is completed by replacing each of the
lower differential weighting devices in Figure 10 with groups of transistors as shown in
Figure 11. The weighting of the current from the input devices is accomplished by using
binary-weighted transistor widths in each group of devices. These weighting devices
occur in pairs which either send a portion of the total drain current from the input devices
to the output or divert it to ground. The destination of the current entering the weighting
device pairs is chosen by the voltage on the gate of each weighting transistor. The gates
of the devices in groups 2 and 3 are connected either to V1 to conduct current or Vdd to
turn the device off. Groups 1 and 4 use ground and Vdd to turn the devices on and off
respectively. One transistor in each pair conducts at any specified time. This preserves
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the binary-weighting of the groups while allowing current to be diverted to ground or to
the output.
The groups of weighting transistors added in Figure 11 result in a division and
multiplication of the current coming from the input devices. Now instead of six devices
in the multiplier, there is a number of devices represented by:

N d = 2 + 8(n) ,

(22)

where N d represents the total number of devices in the multiplier and n represents the
number of bits in the weighting code. All except two of the transistors in (22) are found
in the weighting groups, and half of the transistors in these weighting groups are always
conducting current either to the output or to ground. This means that at any particular
time one device in each pair of each weighting width in each group is conducting current.
The conducting devices result in the current coming from the input devices being divided
in a binary fashion through the branches of the weighting devices. This division changes
with the number of bits in the weighting code.
The multiplication by the weighting code is determined by where the current in
each pair of weighting devices is diverted. With a 11111 code on the multiplier, all the
weighting devices with drain terminals connected to the output are conducting and all the
devices with drain terminals connected to ground are turned off. The current at the
output is then the same as the output current of the original multiplier configuration
without the binary weighting circuit. As the weighting code is changed, a portion of the
current is diverted to ground. The output current is a portion of the total expected
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multiplier output current determined by the ratio of the multiplication and division caused
in the weighting devices. The final differential output current is then found to be:

n

I outWeightingCircuit = I out FourQuadrant ×

∑b

i −1

i =1

n

∑2

2 i −1
,

(23)

i −1

i =1

where b0 , b1 , L , bn −1 are the code bits.

From (23) a more specific output current

equation can be derived. The output of the original multiplier with ideal long-channel
devices is given as:

I out FourQuadrant = KV1Vin ,

(24)

where K is a constant formed in the circuitry, V1 is the differential scaling voltage, and Vin
is the differential input voltage. The substitution of (24) into (23) results in:

n

I out = KV1Vin ×

∑b

i −1

i =1

n

∑2

2 i −1
.

(25)

i −1

i =1

K contains a negative sign because of the inverting configuration of the input devices.
The output is an inverted version of the input, but reversing the differential output or
including an inverter can counteract this negative if needed for the application. Equation
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(25) for the final multiplication is verified using Cadence simulations in Chapter 4 of this
thesis.
In the actual circuit, a five bit code is used. It was determined that the end-point
nonlinearity of the multiplier should be kept under 5% for use with the linear equalizer
and general applications. This percentage needs to be determined and matched to each
specific application, but a nonlinearity of 5% should act as an appropriate general
approximation. The 5-bit code leads to a quantization error of

1
1
=
= 1.5% , and this
n +1
2
64

code length should be sufficiently accurate to limit the overall nonlinearity to 5%. A
completed version of the circuit is shown in Figure 12. The voltage inputs are the gates
of the input converter devices. The current from the input devices travels through the
differential pairs which now consist of 4 groups with 10 devices each.

Figure 12: Actual multiplier schematic.
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The binary code is set on the weighting devices by the voltage on the gate of these
devices. As mentioned above, the gates are set to V1 or ground to turn on the devices
depending on which weighting group they are in, and Vdd to turn them off. In Figure 12
the gates of the weighting devices are all hardwired to have a 00000 code on them. With
a 00000 code there is no current at the output of the circuit as all of the current is diverted
to ground. The gates of the weighting transistors are all hardwired for the simulations
and implementations of the multiplier in this thesis. V1 is used to scale the output and is
kept fairly low to avoid large currents and voltages on the output of the multiplier. Ideal
resistors with very low values (50 Ω) are used to sum the currents at the output of the
multiplier for all simulations.
One of the most important features of this circuit is the constant capacitive and
resistive loads driven by the input devices. Independent of the code on the weighting
devices, there is always the same number of weighting devices conducting current at any
time.

With the same number of weighting devices with the same device width

conducting current, the amount of capacitance and transconductance seen by the input
devices remains constant independent of weighting code. The constant capacitive and
resistive load allows the multiplier speed to remain constant over all weighting codes.
The limiting capacitances for the circuit are the gate-to-source and bulk-to-source
capacitances, Cgs and Cbs, of all of the weighting devices. These capacitances see an
equivalent impedance of all the parallel

1
impedances from all the weighting devices.
gm

With the capacitances and impedances remaining constant over all weighting codes, the
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sources of the weighting devices present a low impedance, high speed node where the
time constant remains the same independent of weighting code.

3.2

CIRCUIT IMPROVEMENT

All of the devices in the circuit have a gate length of 0.18 µm for the fastest
possible transient response. The width of the devices is important to the performance of
the circuit, and ends up being the parameter that affects circuit operation more than any
other parameter. Through simulation it becomes apparent that there is an optimum width
for both the input devices and the weighting devices. The pairs of weighting devices in
each weighting group must be mathematically related to the width of the smallest pair of
devices in a binary fashion as shown in Figure 11 to obtain the correct binary weighting.
However, this does not fix the width of the devices in the weighting groups. The width
of the smallest pair of transistors can be changed and all the transistor widths in the
weighting groups can then be changed to match in a binary fashion. The optimum device
widths are found in Chapter 4 through running multiplier simulations.
Beside the improvement to circuit operation with device size, there is another
improvement to speed that can be made to the circuit as a result of research concerning
substrate bias.

The circuit analyzed in this thesis originally had a bulk to source

connection for all the transistors.

This work improves on this configuration by

connecting all the bulk contacts to Vdd . This increases the speed of the multiplier, while
not affecting the accuracy noticeably.

The circuit in Figure 12 already has this

improvement implemented.
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This TSMC process uses a p-type substrate and therefore p-devices are fabricated
in n-wells and n-devices are fabricated directly on the p-type substrate. This type of
process forces the bulk contacts of the n-devices to be connected to ground, but there is a
choice on where the bulk contacts of the p-devices are connected. The bulk of the pdevices can be connected to Vdd or to the source contact depending on what is needed for
the circuit. In this implementation, All of the bulk contacts of the transistors are wired to
Vdd . The bulk to Vdd connection introduces a positive bias, Vbs , that increases the
switching speed of the transistors [12]. Although the threshold voltage increases with the
bulk to Vdd connection, the capacitance seen from the source terminal lowers enough to
increase the speed.
The increased speed with this new configuration comes because the capacitance
looking into the bulk terminal no longer adds into the capacitance node of the circuit, and
the total capacitance of the overall circuit is lower. The limiting capacitance of the bulk
to Vdd configuration is Cgs, but the limiting capacitance of the original bulk to source
circuit was the n-well to p-substrate junction capacitance. All devices in this new circuit
are PMOS devices and are fabricated in n-wells on a p-substrate. This well to substrate
capacitance depends directly on the area of the wells and the doping of the well and
substrate areas. Therefore this circuit containing 42 PMOS devices will have well area
associated with each device in the circuit. This means that the total area of n-wells
associated with this circuit will be relatively large. The junction capacitance associated
with these wells will also be large, limiting circuit speed to 4.8 GHz. In practice, this
well capacitance is on the same order as the limiting capacitance of the bulk to Vdd
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circuit, Cgs, and therefore the speed nearly doubles with the removal of this well
capacitance.
It is significant to note that Cdb is also taken out of the circuit with the new
configuration and the output impedance of the input devices is also lowered. These
effects are minor in comparison to the well capacitance and only present about a 10-20%
difference in speed compared with the doubling effect of the well capacitance. The
capacitances are discussed more fully in the appendix, and the bulk to Vdd connection is
simulated along with the improvement in speed verified in Chapter 4.
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CHAPTER 4

CIRCUIT SIMULATION AND OPTIMIZATION

This chapter describes simulations of the Code Select Binary Weighting Circuit to
characterize its operation. These simulations are used to verify the findings in previous
chapters, and to optimize circuit performance. The chapter includes simulations and
descriptions of circuit non idealities and the causes of nonlinearity.

4.1

GENERAL SIMULATIONS

For the multiplier configuration of Figure 12 there are two main simulations
which characterize general circuit operation. The first is a slow transient simulation that
tests the low speed linearity and accuracy of the multiplier. The other simulation is a
faster transient testing the fastest possible speed of the multiplier. Similar circuits to
Figure 12 are hardwired with all the possible codes and simulated at the same time for
comparison. Thus in every simulation all of the possible binary code configurations are
accounted for. The differential voltage, V1, is kept at 0.018 V for all the simulations. The
voltages at the input of the multiplier are generated using piecewise linear voltage
sources.
For the slow transient simulation the input voltage swings from 0.8 V to 0.2 V in
12 µs for the positive input and 0.2 V to 0.8 V in 12 µs for the negative input. A Cadence
transient simulation monitors the output current for 12 µs and the differential current is
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summed on the two 50 Ω resistors. This differential voltage across the two resistors is
plotted versus time. Figure 13 is a plot of this simulation run for all possible binary
codes.

Figure 13: Circuit output for all possible weighting codes.

The results of the fast transient simulation are found in Figure 14.

This

simulation runs the multiplier at its fastest possible speed. The positive input for Figure
14 is a voltage that starts at 0.8 V and swings down to 0.2 V in 1 ps. The voltage remains
at 0.2 V for 109 ps and then returns to 0.8 V in 1 ps. The negative input voltage consists
of the opposite voltages at the same times. This creates a differential voltage at the input
that swings from 0.6 V to -0.6 V in 1 ps, remains there for 109 ps, and then returns to 0.6
V in 1 ps. This pulse simulates a 9 GHz digital pulse at the input of the multiplier. The
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transient simulation of Figure 14 is run for 500 ps so that the full positive and negative
swings of the output current are included. The outputs are voltages summed on the
output resistors.

Figure 14: Transient output for all possible weighting codes.

In analyzing these simulations, there are two major concerns: the linearity and the
speed. The output voltages in Figure 13 can be measured for end-point nonlinearity to
determine the accuracy of the multiplication. The outputs in Figure 14 can be analyzed to
determine the top speed of the multiplier.
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Figure 15: End-point nonlinearity for all possible weighting codes.

Figure 15 is a graph of the end-point nonlinearity for each of the simulations of
Figure 13. An end-point nonlinearity measurement is taken for each output of Figure 13
in the same manner as described in Chapter 2. The outputs of this multiplier swing
slightly below and above the ideal linear tangent line. None of the outputs for the binary
codes in Figure 15 have end-point nonlinearity above 4%. It is possible to see that there
is some difference in linearity over the weighting codes, but the difference is very minor,
and comes from minor cancellation of nonlinearity with some combinations of weighting
devices.

The causes of this nonlinearity are discussed later in the chapter.

These

simulations assume that 5% end-point nonlinearity is the highest allowable nonlinearity
measurement before the circuit operation is no longer accurate enough for most
applications.
The speed that is derived from Figure 14 comes from measuring the percentage of
the target voltage reached in a determined period of time. The traces of Figure 14 are all
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charging to a specific value determined by the multiplication of the input and the binary
code on the output. To consider the top speed of the multiplier to be 9 GHz, all of the
traces must reach 98% of the final value that they are charging to within the 111 ps. In
effect, the circuit must have a time constant small enough so that 4 time constants are
included in the specified pulse width. All of the traces in Figure 14 reach at least 98% of
their final target value in 111 ps, signifying 9 GHz operation. This 9 GHz speed is a
result of the time constant at the source node of the weighting devices. The Cgs and Cbs
of the weighting devices see the parallel

1
from all the weighting devices in parallel
gm

with the output impedance of the input converter devices, rds. Assuming that rds of the
input devices is large, the impedance at the source of the weighting devices is just a sum
of the transconductances of all the weighting devices. The equation to predict device cutoff frequency, fc, can then be approximated as:

fc ≅

1
2π (C gs + C bs )(∑

1
gmWeightingDevices

.

(26)

)

Equation (26) should apply to either side of the multiplier consisting of one
differential input device, and the weighting devices connected to it. Both sides of the
multiplier should have roughly the same speed. Further investigation of multiplier speed
is found in the appendix.
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4.2

DEVICE WIDTH SIMULATIONS

The widths of the devices affect the linearity and speed of the output. The input
devices can have a width from 0.22 µm to 100 µm in this TSMC process. The weighting
device widths all depend on the width of the smallest transistor in each group. The
smallest transistor width can vary between 0.22 µm and 6.25 µm before the width of the
largest device, which is 16 times the width of the smallest device, reaches the process
limit of 100 µm. The ideal widths chosen for the simulations of Figure 13 and Figure 14
were chosen through a series of simulations demonstrated in the next four figures.
Figure 16 is a plot of the end-point nonlinearity of the output versus the width of
the two linear conversion devices at the input. This simulation predicts the linearity of all
the possible outputs at all the possible input widths.

Figure 16: End-point nonlinearity versus input transistor width.
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The general trend of Figure 16 shows the circuit becoming more nonlinear as the
size of the input transistors increase. As the size of the input devices increases, the
current feeding the weighting devices increases.

This comes because of the direct

dependence of drain current on the width of a device as can be seen in (4). As the current
feeding the weighting transistors becomes larger, the voltage developing on the sources
of the weighting devices becomes larger. This source voltage is the drain voltage seen by
the input devices. When this drain voltage increases, the input devices are driven further
and further out of the active region. The input voltage range becomes limited, and after
about 60 µm or larger for the input devices, the nonlinearity measurements taper off and
stop growing. This comes because the input voltage range for the input converter devces
is limited to the point that the nonlinearity measurements are no longer meaningful, as the
current converters are no longer usable with the resulting small input range. There is one
dip in the nonlinearity around W = 1 µm, caused by a combination of input converter size
and weighting transistor size being ideal for all devices to operate in the active region of
conduction, but such a small input device size is not desirable for the higher speeds. The
simulation of Figure 16 suggests that the input transistors need to be roughly 20 µm or
smaller to keep the end-point nonlinearity below 5%.
Figure 17 is a plot of the percentage of the output final target voltage reached
versus input transistor width in a transient simulation. Figure 17 shows that the width of
the input devices must be larger than 10 µm to ensure that all of the outputs reach 98% of
their final voltage.

Increasing the input device width increases the current in the

weighting devices, and therefore the resistance of the weighting devices decreases and
speed increases. The simulations of Figure 16 and Figure 17 suggest that for optimum
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circuit operation at 9 GHz, the two input devices should have a width between 10 and 20
µm. A device width of 16 µm is chosen for the input transistors and allows 9 GHz
operation of the circuit with acceptable nonlinearity.

Figure 17: Percentage of target voltage reached versus input transistor width.

The width of the weighting devices is also a good way to improve circuit
performance. The simulations of Figure 18 and Figure 19 vary the smallest transistor
size from 0.22 µm to 6.25 µm, since the width of the rest of the weighting transistor is
related in a binary fashion to the smallest. At 6.25 µm for the smallest transistor, the
largest transistor is 100 µm wide.
Figure 18 shows a plot of the end-point nonlinearity versus the width of the
smallest of the 40 weighting devices. Figure 18 shows a minimized nonlinearity at
around 3 µm, while the nonlinearity increases in either direction. While none of the
nonlinearities are above 5%, the nonlinearity increases rapidly as the devices move
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toward the minimum size. The decrease in width causes the transconductance to become
smaller and therefore the impedance at the source nodes is higher.

This higher

impedance causes more voltage to develop on the drains of the input converter devices.
This voltage will contribute to nonlinearity in the voltage to current conversion at the
input. The minimum in nonlinearity at 3 µm shows an ideal device width for accuracy
and nonlinearity cancellation. As the width increases past 3 µm, there is a slight increase
in nonlinearity due to the decreasing bias voltage developing across the weighting
transistors for a given current coming from the input devices. Since the drain current is
fixed, the increasing width results in less voltage developing across the weighting devices
This decreasing bias could reach the point where the weighting devices leave the active
region of conduction if the width were able to go any smaller.
The minimum size device was chosen for the smallest weighting devices because
of speed, but is not usually desirable, as the small devices are difficult to match. As the
device width shrinks, the contacts become wider that the device itself. These wider
contacts result in a “dog bone” layout causing more capacitance at the drain and source
junctions. In this case, the capacitance for the junctions is not the limiting capacitance,
and the smallest devices can be used. If more accuracy were needed for a specific
application, increasing the width of the weighting devices would improve the linearity of
the output current.
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Figure 18: End-point nonlinearity versus weighting transistor width.

In Figure 18 the end-point nonlinearity never reaches 5% or above. The more
important simulation for the binary weighting transistor width is found in Figure 19. It
shows that the speed of the circuit increases with smaller device widths. The percentage
of the target output voltage reached by the circuit in the allotted time approaches 100% as
the width decreases. This means that the only limitation on the width of the weighting
devices is the process design rules. At 0.22 µm, the smallest width for the TSMC
process, the end-point nonlinearity is below 4% and the speed is at 9 GHz. This trend in
speed and the width of the weighting devices is to be expected since making the devices
smaller lowers their capacitances, and this circuit requires the lowest capacitances and
time constants possible for the weighting devices.
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Figure 19: Percentage of target voltage reached versus weighting transistor width.

The previous four simulations suggest that the best device widths are 16 µm for the two
input devices, and 0.22 µm, 0.44 µm, 0.88 µm, 1.76 µm and 3.52 µm for the pairs of
weighting devices. All device gate lengths are held at 0.18 µm to preserve the speed of
the transistor process. With the 0.18 µm process it appears that the fastest possible speed
is 9 GHz, but speed improves with smaller gate lengths and transistor widths.
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4.3

SUBSTRATE BIAS SIMULATIONS

The Vdd connection for the bulk ends up being more desirable than connecting the
bulk to source because the Vdd configuration increases circuit speed from 6.7 GHz with
bulk connected to source on all transistors to 9.2 GHz with the current configuration
using a 11111 code.

The increase in speed is significant while the increase in

nonlinearity is less than a percent. Figure 20 shows the improvement in the fast transient
simulation. Figure 21 shows the slight degradation in linearity with the substrate bias
change for all the possible weighting codes.

Figure 20: Comparison of transient for substrate bias change.
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Figure 21: End-point nonlinearity comparison for substrate bias change.

As discussed before, the increase in speed comes from the well-to-substrate and
drain-to-bulk capacitance being taken out of the circuit and the decrease in the output
impedance of the input devices. In the simulation above, the well capacitance is not
modeled. The well-to-substrate capacitance simulation is covered in the appendix. The
increase in nonlinearity comes from the nonlinearity of the varying threshold voltage now
that the body effect has been introduced in the weighting devices. This body effect
increases the threshold voltage with the increasing bulk-to-source voltage, Vbs. This
increased threshold voltage causes a larger drain voltage for the input converter devices,
and therefore more nonlinearity in the voltage to current conversion.
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4.4

CAUSES OF NONLINEARITY

Since linearity is one of the major measurements of circuit performance, the
causes of nonlinearity merit more detailed discussion. There are three main causes of
nonlinearity that affect circuit operation. The first cause is the nonlinear voltage to
current conversion of the input devices.

The second cause of nonlinearity is the

nonlinearity of the short-channel devices. And the third major cause of nonlinearity is
the operating region of the input devices. Each of these causes will be briefly explored in
this section.
The output impedance of the input devices has a nonlinear effect on the voltage to
current conversion as demonstrated in Chapter 2. This effect causes most of the overall
linearity of the multiplier.

The current generated by the input devices drives the

impedance of the weighting devices,

1
, causing a voltage to develop on the drains of
gm

the input transistors. This voltage increases with increasing current, and therefore this
voltage changes with the input devices. This means that the drain to source voltage, Vds,
of the input devices changes with the current coming from the input devices. This
changing Vds causes a change in the current of the output devices according to the output
impedance of the input devices. The less output impedance a device has, the more the
drain current will vary with Vds, and the more impedance the input devices have, the less
the drain current will be affected by the changing Vds.
As the current of the input devices varies with the input voltage and Vds at the
same time, a nonlinear curve develops in the output current of the input devices. This
curve will become more pronounced as the impedance of the input devices decreases.
The drain current coming from the input devices will become more linear if rds increases.
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The linearity of the multiplier could be greatly increased if this impedance could be
increased. One solution is adding source resistors to the input devices, but this would
take away from the possible input range, and resistors are often not very accurate in VLSI
processes. Another solution might be to increase the length of the input devices, as
resistance is proportional to device length. This will also increase the time constant of
the circuit by increasing the device capacitance and impedance, but there is a trade-off
between linearity and speed.

Since none of the input capacitances are limiting

capacitances there may be some room for improvement with minor changes in circuit
speed. For the simulations in this circuit, the lengths of all the devices are left at the
minimum length for the fastest possible speed.
As discussed in Chapter 2, the 0.18 µm MOSFET devices are not completely
linear in voltage to current conversion in the active region of conduction. The devices
have an exponent of 1.2 in the active region for the drain current. As discussed also in
Chapter 2, the multiplier configuration equation as shown in (21) shows the final effect
this exponent has on the output. The output is nonlinear. This device nonlinearity is
partially cancelled by the differential configuration as can be seen in the differences in
nonlinearity in the currents of Figure 3 and Figure 6. Subtracting nonlinear currents as
done in Figure 3, the very linear differential current of Figure 6 is produced. As can be
seen in Figure 15, the active region current exponent nonlinearity does not become a
major factor because of the very linear Gilbert cell multiplier configuration.
An important assumption for the operation of the mixed-signal multiplier of this
thesis is that all transistors that are conducting current operate in the active region. This
assumption will always hold true for the weighting devices when they are turned on and
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conducting current. This is because of the very low impedance summing node assumed
for the output of the circuit. By keeping the output currents small, the output current of
many devices can be summed without developing large voltages on the drain terminals of
the weighting devices. The differential voltage, V1, is kept low, 0.018 V, to make sure
that the output current remains low enough to keep the weighting transistors in the active
region.
The nonlinearity caused by devices leaving the active region is a problem in the
input linear converter devices. The source voltage that develops across the weighting
devices becomes very important. As was stated in Chapter 2, this source voltage, which
directly changes Vds for the input devices, must be kept constant. Not only does holding
this voltage constant reduce the small-channel effect DIBL, which will affect the output
resistance for the input device, but Vds must be kept large enough that the input devices
do not enter the triode region. The triode region and the active region both have an
approximately linear voltage to current relationship but if the input devices start
switching between the two regions, the current conversion will be nonlinear.
One problem that has come up with the new mixed-signal multiplier configuration
is that the bulk to Vdd connection causes the threshold voltage to increase from 0.5 V to
around 0.6 V in the weighting devices. This increase of 0.1 V causes an increase in the
weighting device source voltage. The increase from the original 4 bit investigations to
the current 5 bit configuration also added up to 0.4 V to the weighting device source
voltage. With all these effects totaled up, the source voltage is around 1 V to 1.3 V, and
there is about a 0.3 V change in the source voltage. This high source voltage with a
significant change adds to the nonlinearity. The change in source voltage also causes the
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input devices to change from the active to triode region during the swing of the input
voltage. Thus for the slow transient simulation, the input converter devices stay in the
active region for about 4 µs during the 12 µs swing, and after 4 µs the input devices
change into the triode region and remain there for the rest of the simulation.

Figure 22: Simulation to determine input operating region.

Figure 22 shows Vds and Veff for the input devices. The voltage starting in the
lower left and ending up in the upper right portion of the graph is Veff. This simulation is
done with the slow transient simulation, and the transistor being measured is the positive
input transistor for the multiplier with a 11111 code on the weighting devices. Therefore
the input gate voltage swings from 0.8 V to .2 V in 12 µs, and the source voltage is kept
at Vdd. This configuration results in a Vgs swinging from 0.8 V to 1.4 V. With a
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Threshold voltage of about 0.5 V, the Veff ends up swinging from about 0.3 V to 0.9 V.
The other two curves of Figure 22 are Vds measurements for two different cases. The top
curve represents Vds for the multiplier with the bulk connected to the source, and the
bottom curve represents Vds for the multiplier with the bulk connected to Vdd. This plot
serves to demonstrate two things. The first is that the input converter devices operate in
the active region until the Vds voltages cross the Veff voltage. The input devices only
operate in the active region for between 3 and 4 µs of the 12 µs slow transient simulation,
and then they pass into the triode region. Second, the plot shows the input devices would
stay in the active region longer if the weighting devices had the bulk terminals connected
to the source terminals.
In investigating this problem, several solutions present themselves, but the best
solution may be to leave the devices as they are. The input range could be limited to 0.1
V instead of 0.6 V. The limited voltage would keep the input devices in the active
region, but would significantly limit the operation of the multiplier. The gate voltage
input range of each input converter transistor has already been limited to 0.6 V instead of
0.8 V in an attempt to limit the nonlinearity. Another solution might be to increase the
source voltage by adding more weighting bits or increasing the current coming from the
input devices. If the source voltage could be increased and controlled enough to keep the
input devices in the triode region, the voltage to current conversion may become more
linear. While both of the solutions above may increase the linearity of the multiplier
somewhat, the current configuration uses differential devices that cancel out much of the
nonlinearity. The nonlinearity measurements suggest that the current configuration can
achieve very linear results even with the nonlinear operation of the input devices.
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4.5

OTHER IMPORTANT SIMULATION VALUES

Linearity and speed are the most important simulation quantities that need to be
verified, but there are a couple of other simulation values that should be mentioned. The
first is the power consumption of the circuit. The other is the common mode current at
the output.

These two quantities are important to know when determining circuit

functionality. There is also a simulation included in this section to verify the choice of
differential voltage, as this voltage helps determine the output current magnitude and
linearity relationships.
With VLSI circuits it is important to know how much power a circuit consumes.
With the Code Select Binary Weighting Circuit the power supply is a 1.6 V power
supply. This power supply must supply each multiplier with an average of 1.87 mA of
current. During the cycle of the multiplier, the current varies between 1.6 mA and 1.9
mA. This signifies an average power consumption of 3 mW of power for each multiplier.
The current may vary as much as 0.4 mA according to the weighting code present on the
weighting devices, but the current generally stays around 2 mA for the multiplier. From
the current measurements it is apparent that this multiplier is not meant to be used in low
power situations. If the general configuration of the multiplier needed to use less current,
then the input devices can be scaled down along with the speed of the multiplier. As is
common with many circuits, the power consumption and speed are directly proportional
to each other.
The common mode current at the output can cause the detection of the differential
signal to become difficult. If the differential signal is very small, but the common mode
voltage is large, a detection circuit may be overdriven by the common mode signal. This
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may result in a signal that is undetectable. Like many other circuit quantities, this
becomes more of an application specific problem.

The detector chosen for the

application would have to be analyzed to determine if common mode current is a
significant problem.

The common mode detection problem would depend on the

architecture of the summing or detection circuit.
With the Code Select Binary Weighting Circuit there is a significant amount of
common mode current at the output of the circuit. The input devices create this current
when they convert the voltage to a current. The common mode current is then scaled by
the weighting code. Measurements have been taken to measure the common mode
current at the output using a slow 12 µs transient simulation with the differential input
voltage Swinging from 0.6 V to -0.6 V in 12 µs. The output of the multiplier with a
11111 code, or the full amount of current from the input converter devices flowing to the
output, shows a differential output current that varies from -8.24 µA to 8.24 µA. With
this differential output current, there is a 932.2 µA average common mode current. This
current is present for all weighting codes, but it is scaled by the weighting code. This
means that the common mode current is 113 times larger than the differential current for
all weighting codes. While this could cause significant error in the detection of the
differential output, the common mode current is small enough that a detector could most
likely detect it without overdriving the input.
One solution for the common mode current problem that could be used if needed
to minimize common mode current is a pair of matched NMOS current mirrors on the
two drain terminals of the input linear converter devices. The current mirrors subtract an
equal amount of current from each side of the differential signal. While this would
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minimize the common mode voltage, it would also add another capacitive node that
might slow the speed of the multiplier down significantly. The decreased current in the
weighting devices would also increase the resistance of the weighting devices, and this
would significantly decrease the speed. This correction is probably only appropriate if it
is really needed for the particular summing or detection circuit on the output of the
multiplier.
The differential voltage, V1, was set for 0.018 V for all of the simulations in this
chapter. This value was chosen to keep the output current small enough that the voltage
developing on the drain terminals due to any summing impedance does not become a
factor in nonlinearity. If the drain voltage for the weighting devices becomes large, the
finite impedance of the weighting devices would cause nonlinearity in passing the current
from the input converter devices to the output node. The differential voltage also causes
a larger drain voltage for the input devices. As discussed earlier, this larger drain voltage
for the input voltage to current converters may cause them to leave the active region of
conduction, and also causes more nonlinearity due to the finite output impedance of these
input devices.
Figure 23 shows a plot of the end-point nonlinearity as a function of increasing
differential scaling voltage, V1.

V1 is swept from 5 mV to 500m V causing the

nonlinearity to range from below 4% to 8%.

The plot shows a direct increase in

nonlinearity with increasing V1. There is one slight discontinuity at around 20 or 30 mV
caused by unequal spacing of the simulation points chosen, but the general trend is
obvious. The increasing V1 increases the drain voltage for the input converter devices.
This increased drain voltage increases the nonlinearity due to the finite output impedance
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of the input devices as discussed earlier in the chapter. To keep nonlinearity to below 5%
the differential voltage should be kept in the range of 10 mV to around 100mV. Below
10 mV, the output current of the multiplier will be very small and probably unusable, and
above 100 mV the nonlinearity begins to approach the limits chosen for this circuit. 18
mV is an appropriate choice for general simulation, but larger values could be chosen in
practice.

Figure 23: End-point nonlinearity versus differential scaling voltage.

54

CHAPTER 5

APPLICATIONS

Two main applications are mentioned in this chapter.

The simulation and

verification of applications of the multiplier are outside the scope of this thesis, as this
thesis characterizes the general multiplier operation. Therefore the applications here are
presented as ideas for further research and experimentation.

The idea of linear

equalization was mentioned in Chapter 1 and is expanded on here. The multiplier also
performs the function of digital to analog conversion.

These two applications are

probably the most obvious and useful for the Code Select Binary Weighting Circuit.

5.1

LINEAR EQUALIZATION

An important subclass of filter circuits is that of linear equalizers. This type of
circuit requires the formation of the sum of the products of voltages. For example, if
{ X } = { X 1 , X 2 , X 3 , X 4 , X 5 } is an input signal sampled at five different times and
{W } = {W1 , W2 ,W3 ,W4 ,W5 } is a weighting vector with five values, the linear equalizer
might form a result Y given by:

Y = K × (W5 × X 1 + W4 × X 2 + W3 × X 3 + W2 × X 4 + W1 × X 5 ) .
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(27)

In (27) K represents any constants formed in the circuitry. Multiplier circuits are
necessary to form the product terms prior to summation. The multiplier discussed in this
thesis performs the multiplication and provides an output current. The current mode
output is more easily summed, and there is a circuit that has been proposed for this
purpose in[13]. The proposed summing circuit has very low input impedance as needed
to keep the weighting devices of the multiplier in the active region of conduction, and
should work well in conjunction with the Code Select Binary Weighting Circuit.
As mentioned in Chapter 1, high-frequency digital communication signals
degrade rapidly due to transmission line effects in the conductors that link circuits and
chips.

Some form of filtering or linear equalization is often used to restore the

transmitted data to a level that leads to accurate reception. The linear equalizer may be
required to form products in short times. A 10 GHz system will need to form the
products in less than 100 ps. The multiplier in this thesis is directed toward applications
with data rates of 9 GHz by forming a product in 111.11 ps or less.
In a linear equalizer, the weighting vector may be determined by earlier
measurements or it might be continuously measured and updated at appropriate intervals.
Often the vector is stored as a digital code. In the multiplier of this thesis, a digital code
provides a corresponding weighting value that multiplies a sampled analog input value.
This weighting vector is chosen to counteract the degrading response of the channel the
signal is traveling on using mathematical algorithms. With the correct filter coefficients,
the linear equalizer can completely get rid of all ISI (Inter-Symbol Interference) caused in
the channel. While full ISI cancellation may be desirable, the response of the linear
equalizer often amplifies high frequency noise making detection of the signal difficult.
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There are different possible solutions to this problem that include different equalization
techniques such as decision-feedback equalization and linear equalization that minimizes
the mean-squared error instead of matching the channel response exactly[14].
It should be noted that while the multiplication circuit discussed here is designed
primarily with equalization in mind, there is still research needed before implementing
the equalizer circuit. Designing linear equalization and decision-feedback equalization
circuits is not a trivial problem. Further research may show whether an implementation
of a linear equalizer is realistic using the mixed-signal multiplier analyzed here.

5.2

DIGITAL TO ANALOG CONVERSION

As a topic for further research, the Code Select Binary Weighting Circuit may
also be found useful as a digital to analog converter (DAC). The configuration of the
multiplier is that of a multiplying DAC and could readily be converted to perform this
function. There are several aspects of this multiplier that should be noted in respect to
the DAC functions. The device size and configuration would need to be optimized with
the DAC function in mind, and the limitations on speed and linearity might change.
The optimization performed for the thesis is done with the highest speed in mind
while keeping the linearity high enough for basic performance. DACs often require very
high linearity and so a re-optimization would need to be performed. The nonlinearity
may cause significant errors in the digital to analog conversion. The Code Select Binary
Weighting Circuit can achieve much lower nonlinearity but the speed will lower
significantly. As is common among circuit architectures, the speed of this multiplier is
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inversely proportional to the accuracy. These trade-offs need to be researched for the
specific DAC applications where the multiplier is needed.
Also it is important to note that the number of bits in the DAC is very limited with
this multiplier configuration. 4 or 5 bits may end up being the limit for this multiplier
configuration, as the input devices are already somewhat limited in their input swing and
active region operation. This configuration may limit the linearity possible with the
circuit. Further research may show that this device is suitable for some limited DAC
applications.
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CHAPTER 6

CONCLUSIONS

This thesis introduces a mixed-signal CMOS multiplier with high speed
capabilities, and good linearity. The Code Select Binary Weighting Circuit runs fast
enough to function in an 8.2 GHz linear equalizer application with end-point nonlinearity
below 5%. The circuit uses 0.18 µm technology to achieve this speed and linearity, but
the circuit speed and linearity depend on device size. This leaves room to improve in
speed with each new semiconductor process.

6.1

TOPICS FOR FURTHER RESEARCH

•

Explore the implementation of a linear equalizer using the multiplier of this
thesis.

•

Explore the implementation of the multiplier as a digital to analog converter.

•

Analyze and improve linearity and speed of this multiplier with smaller device
sizes and different configurations.

•

Design and analyze a current to voltage converter for the output of this circuit.

•

Build and test the multiplier in a VLSI chip.
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APPENDIX A

SIMULATIONS

Due to some possible confusion about Cadence Design Systems and analog
simulations, the simulation setup for the circuits in this thesis is briefly discussed. The
analog simulations done in Cadence Design Systems are accurate enough to include
physical meaning and reality in the simulations, but for this to happen an understanding
of Cadence is needed. Cadence is very difficult to master, but a small section of
information is included here to help with understanding the simulations of this thesis.
Also, a section is included below with updates adding more physical meaning to the
simulations done in the thesis.

A.1

NOTES ON CADENCE DESIGN SYSTEMS

The tools in Cadence Design Systems allow for many different types of analog
models and simulations. The simulations in this thesis were done using Spectre analog
simulations. There are three important parts necessary to complete a physically true and
accurate simulation using Spectre SPICE. One is an accurately extracted model, and
another is correct simulator setup. Along with the model and simulator setup, an
understanding of the accuracy and meaning of the simulation results is needed to
correctly interpret any meaningful information.
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The model used throughout the thesis is a TSMC extracted model. The model
was provided through MOSIS and installed on the Brigham Young University Cadence
system for the analog research group. This model is a binned BSIM 3v3 model extracted
from actual TSMC manufactured devices. This model was the smallest and most
accurate MOSFET model available for BYU research at the time this thesis was written.
Much time and energy was put into researching accurate ways to simulate this circuit,
and it was found that Cadence Design Systems is widely used and trusted. Therefore the
model and simulation software used in this thesis were the most accurate possible at the
time the simulations were completed.
The second part necessary for accurate simulation results is the correct setup for
the simulator. Cadence will extract 20 different parasitic capacitances for each transistor
if the correct setup is used. It is these parasitic capacitances along with the MOSFET
impedances that determine the final physical speed for any circuit if physically fabricated
and tested. Most of the capacitances are determined by the parameters in the model along
with the size of each transistor. The accurate determination of these capacitances,
especially the junction capacitances associated with source to bulk and drain to bulk
junctions, need to have the dimensions of the physical layout of the devices. These
dimensions, namely source and drain perimeters and areas, are not determined from the
SPICE circuit, but need to be added to the SPICE circuit in the setup of the simulation.
Cadence has a feature that will automatically determine the size of a minimum
layout device based on the length and width entered for a transistor and enter the drain
and source perimeter and area automatically. One caution that should be taken here is
that the device sizes that Cadence chooses automatically are the minimum possible sizes,
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and this may not be desired for every circuit. The other caution is that if a parameter
such as W or L is used to replace the transistor length and width in the circuit setup, then
the Cadence feature to automatically calculate device sizes will not work, and the drain
and source sizes must be entered in manually.
The size of the drain and source help determine the junction capacitances
accurately. Without specifying these parameters, or making sure that Cadence specifies
them automatically, the source to bulk and drain to bulk capacitances will be calculated
as lower than they really are. While many simulations involving low speed accuracy and
other aspects of circuit design will not necessarily be affected by these parameters,
transient simulations usually will. Care should to be taken to accurately calculate these
parameters, as a simulation will not have any realistic physical meaning without them.
These sizes and capacitances are some of the most important parameters to make sure
that a SPICE simulation will reflect the operation of a circuit once it is laid out and
fabricated.
The last, and most important, part to extracting realistic results from simulations
is an understanding of what a circuit simulator is actually doing. There are many books
written to provide deeper understanding of BSIM3v3 [15], and it is necessary to consult
these resources and understand which results correspond to physical reality, and which
results correspond to simulator error or theory only.
Beside the error of not including the source and drain areas and perimeters, there
was another discrepancy in the results of the simulations and what might happen in the
actual physical circuit. Cadence models most of the parasitic capacitances associated
with the intrinsic MOSFET devices, but there are several parasitic capacitors that are not
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modeled in Spectre. One such capacitance is the well-to-substrate capacitance for the
PMOS devices used to construct the circuit of this thesis. Other capacitances include
metal trace capacitances and any other parasitic capacitances that will depend on the
layout of the circuit. These other parasitic capacitances will be small and application
specific, but the well-to-substrate capacitance is the largest parasitic capacitance
associated with this circuit, and needs to be accounted for. This can be done manually in
Spectre by calculating a predicted capacitance value and adding it as a diode or a
capacitor. This improved simulation is included in the next section.

A.2

CORRECT CIRCUIT RESULTS

As mentioned above, the area of the source and drain of each MOSFET along
with the perimeters of the source and the drain need to be specified to correctly represent
all intrinsic parasitic capacitances accurately. In the simulations done in this thesis
parameters were used to represent the transistor length and width, and therefore the sizes
of the drain and source were not correctly specified. This was due to a lack of
understanding about the Spectre simulator which was later resolved. Once the drain and
source parameters were completely specified, the simulations were redone to verify the
circuit operation. The well-to-substrate capacitance is also simulated in this section. It
was neglected in the original thesis research simulations, but it is of major importance to
the configuration of the multiplier and needs to be characterized to fully understand the
behavior of the circuit.
The circuit showed no detectable difference in linearity, or any of the other
simulations except for the fast transient speed simulation. This difference in speed is
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because of the increase in source to bulk and drain to bulk capacitance. With this
increase in capacitance, there is a 9% lowering in the multiplier speed. The corrected
simulations suggest that if the multiplier circuit were to be laid out and fabricated, the
speed would be around 8 GHz instead of the 9 GHz speed recorded in the thesis. These
simulations neglect any transmission line effects that may come about because of traces
in the actual circuit, but most traces should be fairly short, and the fabricated circuit
should operate close to 8 GHz while exhibiting the other characteristics described in the
main body of the thesis. The simulations in the thesis should be accurate enough to
provide an approximate representation of physically accurate results.
Figure 24 is the corrected fast transient simulation that accounts for the parasitic
capacitances correctly. It shows 8.2 GHz operation for the multiplier.

Figure 24: Correct fast transient results.
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Simulation of the well-to-substrate capacitance involves the calculation of an
approximate value, and the manual introduction of a capacitor to the circuit.

The

calculation of the approximate capacitance can be accomplished with an estimate of the
n-well areas and the doping levels in the substrate and well. This particular multiplier
involves only PMOS devices, and therefore the devices could all be lumped into several
n-wells.

The number of n-wells will depend on whether the bulk contacts of the

weighting devices are connected to Vdd or to the source contacts. In the worse case
scenario, the bulk contacts are tied to the source terminals for the weighting devices, and
the circuit would require three n-wells: two for each half of the weighting devices and
one for the input converter devices. Either way, most of the area associated with the nwell-to-substrate capacitance is the bottom area, and therefore the total junction
capacitance area can be approximated as the bottom area of the n-wells.
The bottom area for the n-wells can be divided into two halves to calculate a
capacitance value for each half of the weighting devices connected to a separate input
device. The area of the input device connected to each half of the weighting devices is
included in the area of that half. Including the input device area is not accurate for the
bulk to source connected configuration, but this area makes only a small difference in the
overall area and it is correct for the bulk to Vdd connected configuration. The areas are
assumed to be equal here for either configuration to allow a better comparison in the
simulation results. The n-well area for each half is calculated to be 8.554 ×10 −11 m 2 .
The doping is needed for the n-well and the substrate to be able to calculate this
capacitance correctly. These quantities are not specified explicitly in the device model
parameters, but a common default value for doping in these two regions is
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N d+ = N a− = 6 ×10 22 1 m 3 . Although the doping values will not normally be equal for the

n-well and the p-substrate, the values should be similar. In this case we will assume
equal doping. With the junction area and doping, an approximate junction capacitance
value can be calculated with the following expression [16]:

Cj =

C jo
V
1+ R
Φ0

,

(28)

where C jo is found as:

C j0 =

qε s N d+ N a−
,
2Φ 0 ( N d+ + N a− )

(29)

N d+ N a−
).
ni2

(30)

and

Φ 0 = 0.026 ln(

In (28) C j is the junction capacitance per unit area, C jo is the zero bias junction
capacitance per unit area, VR is the reverse bias voltage across the junction, and Φ 0 is the
built-in junction voltage. In the case of the multiplier in this thesis, V R = 1.6 V . In, (29)
and (30) q is the charge of an electron, ε s is the permittivity of silicon, N d+ is the doping
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of the n-well, N a− is the doping of the p-substrate, and ni is the intrinsic concentration of
carriers in silicon. With these values, the well-to-substrate capacitance for each side of
the multiplier is 2.763 × 10 −14 f connected from the bulk terminals of each half of the
weighting devices to ground.
Rather than simulating all values for the circuit again, it is important to note that
this capacitance will not affect any of the slow transient or DC simulations. It is also key
to note that in the improved new configuration of this thesis, this capacitance will not
affect the speed of the circuit. When the bulk contacts of the weighting devices are
connected to Vdd, this well capacitance will be connected from small-signal ground to
small-signal ground. In the original bulk to source contact configuration, this capacitance
is connected directly from the signal path to ground, and is the largest of the parasitic
capacitances. With these observations, the most relevant simulation is a fast transient
simulation comparing the two connections for the bulk of the weighting devices like that
of Figure 20. The simulation is carried out in the exact same manner except for the
capacitances from bulk to ground.
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Figure 25: Substrate comparison including well capacitances.

Figure 25 shows that the circuit with the bulk to Vdd connection for the weighting
devices is not affected by the addition of the well capacitances, while the original circuit
configuration is affected significantly. The speed of the multiplier with the weighting
bulk contacts connected to the weighting source contacts runs at a speed of 4.8 GHz. An
important conclusion can be drawn that in a high speed CMOS circuit it is advantageous
to connect the bulk contacts of any PMOS devices to Vdd to avoid the large well-tosubstrate parasitic capacitance. The improved speed can then be weighed against any
nonlinearity this connection may introduce.
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